University of Saskatchewan Department of Computer Science

Computer Science 220 Introduction to Digital Systems Design

Midterm Examination March 2, 2004 Closed Book, 1 Letter Size sheet of notes allowed

Time: 75 minutes Total Marks: 75

Instructions

- 1) DO NOT OPEN THIS EXAMINATION UNTIL YOU ARE GIVEN PERMISSION!
- 2) Read through the entire examination before you begin.
- 3) Plan your time wisely. You have 1 minute per mark.
- 4) This examination is closed book; one 8.5" by 11" sheet of notes is allowed.
- 5) Calculators, communication devices and computing devices are not permitted.
- 6) Answer all examination questions on this examination paper. No other submissions will be accepted.
- 7) Throughout this examination, if the identities (logical names) of inputs or outputs are specified, these identities are specified in the order most-significant to least-significant. For example, in Question 2, the inputs are specified as (A, B, C). Therefore, consider A to be the most significant input bit and C the least significant bit. Your solutions must follow this convention or you will lose marks!

13

MARK SUMMARY						
Question	WV Dick					
1	1,5					
2	3					
3						
4	16					
5	<i>I</i>					
6	7.					
7	45					
2 3 4 5 6 7 8 9	7					
	5					
10	9					
Total 3%	55					

1. (2 marks) What benefit (or benefits) do we expect to gain by using Shannon's expansion of therwise theorem?


Using Thannon's expansion
facilitates the use of multiplexors and allows
for lower cost implementations (ic. fewer transistors
are necessary to represent the same circuit)

+ making use of our disting Resource.

2. (3 marks) Complete the following table. All values are in decimal

N	2 ^N
9	512
11	7048.
15	32768
10	1024
13	7048 32768 1024 8192
7	128

3. (5 marks) Implement the function $f(A, B, C) = \sum_{i=1}^{\infty} (3,4,6)$ using a 2 input multiplexer and any other necessary gates. Show the Shannon's expansion using A as the (select) control signal to the multiplexer. You must draw the circuit.



4. (10 marks) Write the Entity and Architecture VHDL code for a logic circuit with three inputs (A, B, C) and three outputs (X, Y, Z). When the binary value of the inputs is greater than or equal to 4, the outputs are the negation of the inputs. The outputs are equal to the inputs for all other input patterns.

ENTITY Q4.15

PORT (a,b,c:IN STD_LOGIC;

Xy, 7:OUT STD_LOGIC;

END Q4;

END Q4;

ARCHITECTURE bitassign OF Q4 IS

BEGIN.

BEGIN.

X = (NOT(A)) WHEN OTHERS;

Y = (NOT(C)) WHEN Q=(1);

T = (NOT(C)) WHEN Q=(1);

T = (NOT(C)) WHEN Q=(1);

END bitassign;

(10)

5. (10 marks) A full-subtractor is a combinational circuit that performs a subtraction between two bits taking into account that a 1 may have been borrowed from a bit of lesser significance. Design a 1-bit full-subtractor circuit to the point of developing the necessary logic equation(s). Define the inputs as X, Y, and Bin where X and Y are the input bits and Bin = Borrow input and define the outputs as B and D where B = Borrow, D = Difference.

You do not have to d	raw the	circuit.	B
X y Bin	B	D	
The second secon	11		YBn all 10
000	0	Ø.	0 0 0 0 0 0
00 1	0	1	000
0 0		1	
614		1.	B(X,Y,Bin) = (XY)+(YBin
100			YBIN
, 6 1	0	1	× 000 11 10
10		١.	00.1
1 10	0	\mathscr{O}	1000
		 e/-	
(1)		I	D(X, Y, B.n) = (XBin) + (Bin) +
			D 0 (5/3/3) ((5/1/)
	•		(XY)
)		Bin XY BD
			0 0 0 0 B-BinX B.Y X
_			Bin X 7 BOO B= Bin X 1 Bin Y IX
		1 a soft	a abornes 1 4 0 1 0
		- Port	alue 2 ecucos
n li	Word is	which to	
X 1 1 (1 (1)	^		1110 X 1110
X 0 0 0 1)		X	7 0001- 3 1011
1.0		4	1100 × 1110 × 11 10 ×
CMPT220 Midterm 2004			1000 plus 2 2 4 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

6. (8 marks) Using full-subtractors, design a 3 bit circuit (inputs are (A, B, C)) that subtracts 3 from the input value. The input bit patterns are interpreted as an unsigned integer number. For example, if the input value is 5, the output value is 2. Underflow is permitted and ignored. In the case of underflow, the result is given by ((input - 3) mod (2³)). Draw the circuit using a box to represent each full-subtractor. Clearly identify the input and output signals.

	INP	r-3	,			
0 1 2 3 4 5 6	A 000000000000000000000000000000000000	Ingut 3 (underfin- underfin- underfin- 000: 000:	100 010. 00 0 1.	XA,5,0 F	DO1010 DO100 BC + ABC. 0001 11 10 0100	
7	-	100		VIER B	CTABC	
				Z A B O	000 0 1 10 000 0 1	
	A O XFS IS D2 MS		Sub Sexual Da)=ABC+B	-

7. (10 marks) Implement the simplified version of the logic function $f(A, B, C) = \Pi M(0,1,2,5,6)$ using only 2 input NOR gates. You must draw the circuit. assuming a glitch free circuit is whoseoessary f(A,B,C)=(A+B)(B+C)(B+C) Could have assumed Inputs were available in Deth asserted a negated form your lines of the March 2, 2004

CMPT220 Midterm 2004

8. (10 marks) Given the logic function $f(D, C, B, A) = \Pi M(3, 5, 7, 12, 13) + D(6, 11)$ (a) minimize the logic function ASSUM ing + Lat a glitch free Circuit is not required D+C+B $OI \quad I \quad O$ $OD \quad I \quad I \quad O$ O+B+A $OI \quad I \quad O$ $OI \quad OI \quad OI$ $OI \quad OI \quad OI$

(b) If the same function were implemented using SOP form, which cells are states that *must* be implemented by the pull-up network(s) in the circuit? Identify the states by their cell number.

cells number: 0, 1, 2, 4, 15, 14, 8,9,10

9. (5 marks) Given the following VHDL code, draw the timing diagram for the resulting circuit as if you were the Max+plus II development environment.

LIBRARY ieee:

USE ieee.std_logic_1164.all;

ENTITY midterm IS

PORT (

a, b, ext: IN

STD_LOGIC;
: OUT STD_LOGIC);

END midterm;


ARCHITECTURE behavior OF midterm IS

BEGIN


WITH e SELECT


f<= ((a AND !b) OR (!a AND b)) WHEN '1', (a OR !a) WHEN OTHERS;

END behavior;



10. (12 marks) Design a circuit that accepts (as input) a 2 bit input pattern (interpreted as an unsigned binary number) and outputs a bit pattern (in 2's complement notation) that represents the (input value * (-1)). Develop your design to the point of determining the necessary logic equation(s). You do not have to draw the circuit.





Where O, = Output 2 and Oz=Outputz

